This paper investigates the analogue performance of process-inducedstrained PMOSFETs for system-on-a chip applications. Through a comparison between co-processed strained and unstrained PMOSFETs regarding important analogue metrics such as transconductance to drain current ratio (g m /I d ), output resistance, dc gain and the gain-bandwidth product, the impact of process-induced uniaxial strain on the analogue performance of MOS devices has been assessed and analysed. Our study may provide insights for analogue design using advanced strained devices.
Introduction
As conventional CMOS is reaching its scaling limits, mobility scaling has emerged as a key technology for improving device performance [1] . To enable the mobility scaling, processinduced-strained silicon has been widely used in state-of-theart CMOS technologies [2] [3] [4] [5] [6] [7] .
Although the carrier mobility enhancement can help overcome the speed/power barrier for logic applications and enhance the cut-off frequency [8] , the impact of strain on analogue performance is not well known [9] . This issue is especially important to mixed-mode integrated circuits for system-on-a-chip (SOC) [10, 11] and merits investigation.
Important metrics for analogue applications include transconductance to drain current ratio (g m /I d ) [12] , output resistance (R out ), dc gain (g m × R out ) and the gain-bandwidth product.
Through a comparison between co-processed strained and unstrained PMOSFETs [4] with a sub-100 nm gate length, this work examines the analogue performance in uniaxial strained PMOSFETs.
Devices and intrinsic I d extraction
The devices used in this study were fabricated by state-ofthe-art process-induced uniaxial strained-Si technology [13] . The transistor gate length, L gate , ranges from 1 µm to 50 nm. Since the source/drain series resistance (R s /R d ) is crucial to device performance, an accurate determination of the source/drain series resistance has been carried out. The R s /R d values are 252 µm and 118 µm for the control and strained devices, respectively [13] . Once the source/drain series resistance is determined, the intrinsic drain current in the linear region (I d,lin ) and saturation region (I d,sat ) can be extracted by equations (1) and (2), respectively:
Note that in equations (1) and (2), V d and V gst (=V g − V th ) denote drain bias and gate voltage overdrive, respectively. extrapolation because R out is proportional to V d − V d,sat in the channel-length modulation region [15, 16] . It can be seen from figure 2 that the strained PFET indeed has a smaller V d,sat (∼0.11 V). The impact of E sat on g m /I d , the transconductance efficiency of the device, is mainly in the high V g regime. where the effective channel length L eff = L gate − 2 L. L is the gate-extension overlap distance and is calculated from the measurement of overlap capacitance. Note that the g m /I d ratio shown in figure 3 is indeed bounded by 2/V gst and 1/V gst when the effective channel length decreases from the long channel limit (L eff → ∞) to the short channel limit (L eff → 0), as predicted by the first term in equation (3) . The lower g m /I d for strained devices can be attributed to the smaller E sat . Figure 4 shows g m /I d versus L gate in the low V g regime (V gst = 0.2 V). It can be seen that g m /I d for the strained device rolls up as gate length decreases. Moreover, g m /I d for the strained device is higher than its control counterpart, which can be attributed to the gate bias sensitivity of the mobility (i.e. the second term in equation (3)). Figure 5 shows the extracted mobility [13] versus V gst . It can be seen that µ eff increases with V g around V gst = 0.2 V. This is because in the low V g regime, the mobility is mainly determined by Coulombic scattering. The mobile carrier screening makes µ eff increase with V g . The larger slope of the mobility for the strained device, which is consistent with the data in [17] [18] [19] , may be attributed to the reduced effective mass [21] and is responsible for the higher g m /I d observed in figure 4 . 50 nm. For analogue devices normally biased by constant drain currents, figure 6 indicates that the strained device has a superior transconductance efficiency [12] than its control counterpart. Figure 7 shows output resistance (R out ) versus V d for various V g . It can be seen that R out for strained devices is significantly reduced. R out in the high V d regime (i.e. maximum R out ) is mainly determined by drain-induced barrier lowering (DIBL) and can be modelled by [15, 16] 
Results and discussion
The reduction in R out for the strained device is mainly due to the enhanced g m . Figure 8 compares the dc gain (g m × R out ) of the strained device with the control device at V d = 1 V. It can be seen that the dc gain for the strained device (especially in the low V g regime) is slightly less than its control counterpart. It indicates that, according to equation (4), the strained device has a higher V d sensitivity of the threshold voltage, as verified by figure 9 . Figure 10 shows the comparison of the gain-bandwidth product in the high V g regime and low V g regime, respectively. The gain-bandwidth product is considered as the gain ×g m product because the bandwidth, f T = g m /2πC L , is proportional to g m for a given capacitive load at the transistor output [20] . Due to the enhancement in carrier mobility and g m [4] , the gain-bandwidth product is significantly improved for the strained device. It is worth noting that in figure 10(b) , there is a significant lowering of gain-bandwidth product for L gate < 0.1 µm. This can be attributed to the degraded carrier mobility caused by pocket implants, which is one main reason that strained silicon is needed for boosting the performance of state-of-the-art CMOS technologies.
Conclusions
We have investigated the impact of process-induced uniaxial strain on the analogue performance of MOS devices. In the high V g regime, g m /I d for strained devices is reduced due to decreased E sat . In the low V g regime, nevertheless, g m /I d for the strained device is higher than its control counterpart because of the higher V g sensitivity of the mobility present in the strained device. For analogue devices biased by constant drain currents, the strained device shows superior transconductance efficiency. Although the output resistance for strained devices is substantially reduced due to the g m enhancement, the impact of strain on dc gain is not significant. Finally, substantially improved gain-bandwidth product has been observed for strained devices. This study may provide insights for analogue design using advanced strained devices.
